“full_case parallel_case”, the Evil Twins of Verilog Synthesis

RTL Coding Styles That Yield Simulation and Synthesis Mismatches

New Verilog-2001 Techniques for Creating Parameterized Models

Nonblocking Assignments in Verilog Synthesis, Coding Styles That Kill!